Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

c-based SOC verification - issues that can crop up

Status
Not open for further replies.

djosh

Newbie level 1
Joined
Oct 11, 2008
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
c-based SOC verification

what are the issues that can crop up when using c-based verification setup for SOC?
 

Re: c-based SOC verification

Can u tell me in detail about that....i mean to say C-based verification, Is it tool ?
 

c-based SOC verification

to my exp... you require more functions which export the verilog/vhdl signals to C and for debugging in the ref model becomes night mare... I agree that speed matters a lot but need to take care for the memory leaks in that!!

If soc is bigger then i suggest to go for system-c based verification strategy
otherwise go for system Verilog based verification
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top