Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Burn in Board layout guidelines

Status
Not open for further replies.

balaji.govindaraj

Newbie level 3
Joined
Jan 21, 2015
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
29
Hi ,

I have a clarification regarding a BIB(Burn In Board) design.

There are impedance signals in the design which will operate in not more that 10Mhz.

The design has Dual strip-line stack up with impedance signals traveling parallel to each other in adjacent layers which will affect the performance of signals through crosstalk.

The question I have is, as Burn-In is not performance related test but a reliability test, how much the performance of signals will be affected and whether this is critical for the design operating in this frequency?

Kindly respond as we are planning to stick to the design without doing any updations unless otherwise it is really necessary.

Thanks and Regards ,
Balaji Gocindaraj
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top