Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Buffered and non-buffered access on an ARM9 chip

Status
Not open for further replies.

Jos Brink

Member level 3
Joined
Jan 28, 2004
Messages
64
Helped
9
Reputation
18
Reaction score
2
Trophy points
1,288
Activity points
577
Hi there,

I'm trying to understand the ARM9 core. Can someone explain me the difference and the use of these two memory accesses. I'm reading the STR91 datasheet and i see multiple addresses for the same peripheral. What's the idea behind this?

Thank you for your time.

Micha
 

The Non Buffered memory address will not reflect the correct value if you do a write immedialy followed by a read. The Buffered address will.

Due to the pipline structure.

Get the Hitec STR9 Insider book from the ST site , there is a good explanation.

/Bingo
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top