Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Breakdown of module utilisation

Status
Not open for further replies.

grubby23

Junior Member level 3
Joined
Nov 22, 2007
Messages
30
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,606
Hi

I am having a design with more than 15 modules. I wonder if in Xilinx ISE 10 there is a possibility to see the contribution of those modules to the overall number of slices.
Would make things easier than synthesis each module itself.

Thanks
 

If you use Virtex 5, MAP report will contain "Section 14 - Utilization by Hierarchy" with utilization of different modules in your design.

Hope that helps.
OutputLogic
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top