Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Boundary cells

Status
Not open for further replies.

nnpruthviraj

Newbie
Joined
May 20, 2021
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
41
set_boundary_cell_rules -left_boundary_cell saed32_hvt|saed32_hvt_std/DCAP_HVT -right_boundary_cell saed32_hvt|saed32_hvt_std/DCAP_HVT -at_va_boundary
I am setting rules for boundary cells as above
I have created keepout margin around macro and it is following legality (integral multiple of site height and width)
compile_boundary_cells
when i compile, right boundary cells are placing exactly on right boundary of keepout margin, but left boundary cells are placing on the left boundary of macro, not on keepout boundary
1622125540752.png

--
Pruthvi
 

you have your macro placed on top of a std cell region, that is probably the reason. you have to make a cut in your floorplan
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top