sun_ray
Advanced Member level 3
Are non blocking assignments allowed in if-else statements in Verilog?
Can non blocking assignment statements be used inside if-else statements while to write this if-else statement inside a state of one state machine?
Can non blocking assignment statements be used inside if-else statements while to write this if-else statement inside a state of one state machine?