sun_ray
Advanced Member level 3
- Joined
- Oct 3, 2011
- Messages
- 772
- Helped
- 5
- Reputation
- 10
- Reaction score
- 5
- Trophy points
- 1,298
- Activity points
- 6,828
Are non blocking assignments allowed in if-else statements in Verilog?
Can non blocking assignment statements be used inside if-else statements while to write this if-else statement inside a state of one state machine?
Can non blocking assignment statements be used inside if-else statements while to write this if-else statement inside a state of one state machine?