Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

block level optimization

Status
Not open for further replies.
S

shiv_emf

Advanced Member level 2
Joined
Aug 31, 2005
Messages
605
Helped
22
Reputation
44
Reaction score
6
Trophy points
1,298
Activity points
4,106
Hi friends

Is it possible to perform block level placement optimization (pre-CTS)in encounter ?????

Full chip optimization with high effort is leading to hang ..says stack in log file exceeded

Shiv
 

Seems you have to partition the design into several blocks that can be handled by SOCE. Pls see the user guide for reference.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top