leongch
Member level 2
Hi,
I am currently want to design a BIST controller for ROM and RAM. Can anyone give me some info about it?
1. how could we determine the test pattern into the RAM?
2. how can we determine the fault coverage?
3. If I am newbie, I just want to design the BIST controller for RAM, where should I start from?
Thanks...
I am currently want to design a BIST controller for ROM and RAM. Can anyone give me some info about it?
1. how could we determine the test pattern into the RAM?
2. how can we determine the fault coverage?
3. If I am newbie, I just want to design the BIST controller for RAM, where should I start from?
Thanks...