[SOLVED] Behavioral Verilog code to suppress even pulses of clock signal

venugopala_0202 · Jun 12, 2012

Hello

Recently I attended an interview. The following was one of the questions that were asked-

A module has two inputs, clk and reset. Write a verilog code to suppress the even pulses of the clock.

Could someone here post a verilog code to do this?

morris_mano · Jun 12, 2012

This is frequency divide by 2 question without 50% duty cycle. One way to do is

Code:

module divby2(
              input clk,
              input reset,
              output div_clk);

reg  div_clk_q;
wire div_clk_d;

always @ ( posedge clk, negedge reset) begin: clk process
     if(!reset) begin
           div_clk_q <= 1'b0;
     end else begin
           div_clk_q <= div_clk_d;
     end
end

assign div_clk_d = ~div_clk_q;
assign div_clk   = div_clk_q & clk;

endmodule

Assumption, active low reset.

[SOLVED] Behavioral Verilog code to suppress even pulses of clock signal

venugopala_0202

Junior Member level 1

morris_mano

Full Member level 2

venugopala_0202

Similar threads

[SOLVED] Behavioral Verilog code to suppress even pulses of clock signal

venugopala_0202

Junior Member level 1

morris_mano

Full Member level 2

Similar threads

Privacy & Transparency

Privacy & Transparency