Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

behavioral modelling for LDO

Status
Not open for further replies.

Chethan

Full Member level 3
Joined
Jul 11, 2005
Messages
173
Helped
20
Reputation
40
Reaction score
12
Trophy points
1,298
Location
Bangalore
Activity points
2,837
veriloga examples

Hi all,
I am supposed to design an LDO with output voltage of 1.8V. should i first start with the block level simulation using MATLAB or verilog-A. how should i know how much gain i require for my error amplifier and BGR. can someone please explain.
 

sunking

Advanced Member level 3
Joined
May 25, 2004
Messages
874
Helped
70
Reputation
140
Reaction score
23
Trophy points
1,298
Activity points
6,283
behavioral modelling
 

sixth

Member level 4
Joined
Feb 16, 2006
Messages
70
Helped
10
Reputation
20
Reaction score
0
Trophy points
1,286
Activity points
2,118
matlab simulation of ldo

Chethan said:
Hi all,
I am supposed to design an LDO with output voltage of 1.8V. should i first start with the block level simulation using MATLAB or verilog-A. how should i know how much gain i require for my error amplifier and BGR. can someone please explain.

Hi, Chethan
I don't think you need a behavioral modeling for the LDO because it is really a simple circuits. If you do need a behavioral simulation, I suggest you use verilog-a language instead of matlab.

sixth
 

hoonsk

Member level 2
Joined
Jan 9, 2006
Messages
44
Helped
10
Reputation
20
Reaction score
0
Trophy points
1,286
Activity points
1,715
error amplifier verilog a

Sixth,
Could you showcase some verilog-a examples ? I think using LDO is a good example. It would be even better if the examples are illustrated with Cadence simulator.

Thanks.



Hi, Chethan
I don't think you need a behavioral modeling for the LDO because it is really a simple circuits. If you do need a behavioral simulation, I suggest you use verilog-a language instead of matlab.

sixth[/quote]
 

Chethan

Full Member level 3
Joined
Jul 11, 2005
Messages
173
Helped
20
Reputation
40
Reaction score
12
Trophy points
1,298
Location
Bangalore
Activity points
2,837
verilog-a ldo

Thanx sunking and sixth,
now to start with my design, i have nmos and pmos devices categorized as Logic , MM and RF. can someone explain what exactly Logic, MM and RF devices means. are they modelled differently??. cant i use an RF or logic device to design an LDO. any document regarding this would be very helpful.

thanx in advance
chethan
 

sixth

Member level 4
Joined
Feb 16, 2006
Messages
70
Helped
10
Reputation
20
Reaction score
0
Trophy points
1,286
Activity points
2,118
+laplace_zp +matlab

hoonsk said:
Sixth,
Could you showcase some verilog-a examples ? I think using LDO is a good example. It would be even better if the examples are illustrated with Cadence simulator.

Thanks.

Hi, hoonsk
Maybe the first step of behavioral simulation is to answer a question about "why we need a behavioral model". One of the most important reason for behavioral modeling is its fast speed. We can simulate the circuit very quickly and change some critical parameters and simulate again untill we get a good result.
For a LDO, I think the most important part is the opamp. So, only the opamp need to be described with verilog-a language. Spectre provide a lot of behavioral module in its ahdlLib and you can find what you want. Otherwise, you can build your own verilog-a module by refer to the verylog-a Reference. For an opamp, you can discribe it through its transfer function using laplace_zp,laplace_zd,laplace_np or laplace_nd.
But if you had understand the principle of the LDO, you need not to do the behavioral simulation because this circuits is very simple and the simulator can handle it easily without any loose in speed.

sixth

Added after 10 minutes:

Chethan said:
Thanx sunking and sixth,
now to start with my design, i have nmos and pmos devices categorized as Logic , MM and RF. can someone explain what exactly Logic, MM and RF devices means. are they modelled differently??. cant i use an RF or logic device to design an LDO. any document regarding this would be very helpful.

thanx in advance
chethan
Hi, Chethan
logic,MM and RF means different process. For digital design, you should use logic process, for analog and mixed signal design, the MM process should be used and for radio frequency project you should use RF process. For LDO, you should use MM process.

sixth.
 

    Chethan

    Points: 2
    Helpful Answer Positive Rating

jcpu

Full Member level 4
Joined
Dec 17, 2005
Messages
215
Helped
18
Reputation
36
Reaction score
6
Trophy points
1,298
Activity points
2,968
spectre ldo

i have nmos and pmos devices categorized as Logic , MM and RF.

As far generic device is concerned ( like 0.18um 1.8V or 3.3V N/Pmos ), they are same device for TSMC (or UMC) for either Logic / MM / RF.

Of course, in RF library different model (usually a subcircuit actually) could be provided to accomondate substrate resistance and capacitance effect.
 

xwcwc1234

Full Member level 5
Joined
Jul 21, 2001
Messages
286
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,298
Activity points
1,751
ldo verilog-a

Is it possible to use behavioral model in circuit simulator ( Hspice etc) to simulate the ac performance of LDO ? Can someone provide such a model ?
 

limingchou

Member level 3
Joined
Aug 24, 2005
Messages
57
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,711
ldo behavior model

in ieee library, there are several papers on macromodel of ldo. it consit of resistor, capacitor, current source, voltage source, diode and so on. i also need these book. where can i find the book about macromdel of ldo?
 

haishanren

Newbie level 2
Joined
Mar 9, 2006
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,298
veriloga ldo

there is a phd thesis of LDO. i think it is quite good~
<current efficient low voltage, low dropout regulators>

u can google it
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top