Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

basic query on set_output_delay

Status
Not open for further replies.
B

beowulf

Member level 4
Joined
Jan 19, 2005
Messages
69
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
581
Hi,
I have a wide output bus (say 128 bits) in my design. For this bus, I need to set_output_delay only for a few bits (say 33-92)
How can I do this in a 'nice' way in the sdc ( say using a for/foreach loop). I tried a for loop but that does not work

Any help is appreciated...

Thanks,
Beo
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top