Non AMP

bandgap reference problem

Thread starter ankit12345
Start date Mar 19, 2006

Status: Not open for further replies.

Mar 19, 2006

#1

ankit12345

Banned

Bandgap reference voltage is ossilating before it reachs to ref level during startup.
Help me to solve this problem.

Mar 21, 2006

#2

H

horzonbluz

Full Member level 4

Have you built a start up circuit in your bandgap circuits?

Mar 21, 2006

#3

ankit12345

Banned

yes.a startup ckt is there.

Status: Not open for further replies.

Similar threads

F
Problem with Primetime link command: Unable to resolve reference
- Started by frankieyue
- Jun 18, 2023
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
S
Conformal LEC checking problem
- Started by Sameerpy
- Mar 20, 2024
- Replies: 4
ASIC Design Methodologies and Tools (Digital)
[SOLVED] ERROR in synopsys: width mismatch on port 'reset' of reference to 'DFF' in 'FIR_Filter' (link 3)
- Started by mohamis288
- Feb 12, 2023
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
I
Problem in Cadence layout
- Started by immajidjafari
- Mar 8, 2023
- Replies: 1
ASIC Design Methodologies and Tools (Digital)
U
Why are Synopsys Fusion Compiler reference methodology scripts fail on a single module verilog: Design has no site rows or site arrays.
- Started by unixdaemon
- Feb 18, 2023
- Replies: 0
ASIC Design Methodologies and Tools (Digital)