Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Balanced Amplifier Design

Status
Not open for further replies.

nandy88

Newbie level 3
Joined
Sep 18, 2013
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
22
Hi,

I am trying to design a balanced amplifier using RF transistor over the range of frequency. My goal is to obtain a flat gain and P1dB variation of +/- 1dBm across the band. Could you please tell me, is there is any standard technique to achieve these goals?

- - - Updated - - -

Sorry forgot to mention Frequency range.

Freq range: 3 - 3.5 GHz
 

why don't you try ready made amplifiers from minicircuits or else??
 
  • Like
Reactions: zakidu

    zakidu

    Points: 2
    Helpful Answer Positive Rating
It is a part of my project. I have to design the amplifier by my own
 

First of all, there is a standard architecture for balanced amplifiers.Using 90 degree hybrid coupler at the input and output is mandatory.2 identical amplifier are connected to these hybrid couplers.
There are many papers and app. notes on the internet.
 
  • Like
Reactions: zakidu

    zakidu

    Points: 2
    Helpful Answer Positive Rating
Hi,

Thanks for your reply.

My problem in the balanced amplifier design are,

1. How to select the optimum impedance for load and source side? Since, I have load and source pull simulation impedance values for each frequency from 3.0 to 3.5 GHz.

2. How to design a Matching network? Any algorithms like SRFT?

3. How to get a flat gain and P1dB over this frequency range?

Please do reply.
 

Hi,

Thanks for your reply.

My problem in the balanced amplifier design are,

1. How to select the optimum impedance for load and source side? Since, I have load and source pull simulation impedance values for each frequency from 3.0 to 3.5 GHz.

2. How to design a Matching network? Any algorithms like SRFT?

3. How to get a flat gain and P1dB over this frequency range?

Please do reply.

1-2-Optimum Load Impedance is defined by doing Load Pull simulations for each amplifier.Since you have already defined the optimum impedance,thus you can match this impedance to 50 Ohm by simple LC matching circuit.Because 90 degree hybrid coupler input and output impedances are always 50 Ohm.It shouldn't be very difficult..
3-Obtaining flat frequency response can be obtained either by applying serial feedback or parallel feedback or both.500 MHz is not a very wideband so all you should do is applying an amount of feedback.
Flatness can also be obtained by using proper feedback with tilt function but that can not guarantee this flatness,fedback is better but you take gain dropping into account.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top