Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Avoid reg/wire optimization in FPGA synthesis

Status
Not open for further replies.

cafukarfoo

Full Member level 3
Joined
Jul 25, 2007
Messages
170
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
2,510
Hi Sir/Madam,

Can someone share their method to avoid
reg/wire bus optimization during FPGA synthesis?

I want to maintain some of the reg/wire bus so that i can view the result using SignalTap/Chipscope software.

Thanks in advance for your help.
 

j_andr

Full Member level 4
Joined
Mar 30, 2008
Messages
208
Helped
59
Reputation
118
Reaction score
37
Trophy points
1,308
Location
europe
Activity points
2,491
verilog:
wire xxx /* synthesis syn_keep */;
reg yyy /* synthesis syn_preserve */;

somehow similar in vhdl;
---
 
  • Like
Reactions: blooz

    cafukarfoo

    Points: 2
    Helpful Answer Positive Rating

    blooz

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top