Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Avalon MM (master) to AMBA APB (Slave ) Interface (Need VHDL Code or Guidance)

Status
Not open for further replies.

gkreehal

Newbie level 2
Joined
May 16, 2014
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
14
Hi,

I need to write an interface(bridge) between the Avalon MM and APB bus. I have the follwoing signals

Avalon MM (Master) APB (Slave)
------------------- ---------------
Clk ---->
Reset ---->
(32) Address ---> PADDR -----> (16)
Write ---> PWRITE
Read --->
(32) WData ----> PWDATA ---> (32)
(32) RData <---- PRDATA <---- (32)
Wait <---- PRREADY <-----
Valid <---- PSLVERR <-----

Could someone please help me on what will go into the architecture (VHDL ) code here ?
Any examples would help me........

Thanks
- Sharon
 

gkreehal

Newbie level 2
Joined
May 16, 2014
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
14
Thanks, but I was looking for an example for guidance.
 

kaiserschmarren87

Member level 4
Joined
May 15, 2013
Messages
75
Helped
9
Reputation
18
Reaction score
9
Trophy points
1,288
Location
Germany
Activity points
1,838
You can write a state machine to control the communication between these two interfaces.

In the architecture include a clocked process and another process where you write your bridge or wrapper logic.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top