Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ATPG simulation question ?

Status
Not open for further replies.

feel_on_on

Full Member level 5
Joined
Apr 29, 2005
Messages
284
Helped
6
Reputation
12
Reaction score
4
Trophy points
1,298
Activity points
3,234
atpg simulation

I have generated pattern with TetraMax .But ,at present I still don't get a SDF file for simulation with NC-Verilog.

I want to know how to simuate without SDF file and get a right result ?
 

dft_guy

Advanced Member level 4
Joined
Oct 19, 2006
Messages
113
Helped
24
Reputation
48
Reaction score
10
Trophy points
1,298
Location
USA
Activity points
2,019
sdf atpg simulations

You can try zero-delay mode - it basically ignores any timing checks (in specify blocks of the cell models) - which with gate-level sim, is the only timing you should encounter. I think it is

-delay_mode zero

I haven't tried this lately, so for what it's worth...

John
 

funzero

Full Member level 4
Joined
Nov 19, 2004
Messages
198
Helped
13
Reputation
26
Reaction score
5
Trophy points
1,298
Activity points
1,304
ATPG may be run at 10M even 1Mhz , so dont worry about your design timing . just run atpg with not sdf file .
 

dft_guy

Advanced Member level 4
Joined
Oct 19, 2006
Messages
113
Helped
24
Reputation
48
Reaction score
10
Trophy points
1,298
Location
USA
Activity points
2,019
funzero,

Unfortunately, it's not that simple. Most cell libraries contain gate models with some sort of default timing specified, in a `specify block. This default timing is used, unless you explicitly tell the simulator not to use it. So then you say:

ATPG may be run at 10M even 1Mhz
That is true, but then if there happens to be hold time violations, it doesn't matter how slow you run it. The sim will fail...

John
DFT Digest
 

kiranks9

Member level 3
Joined
Feb 21, 2008
Messages
59
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,648
u can do ATPG simulation without using the SDF, it will be useful to basic sanity of u r ATPG patterns. when u r doing the simulation, u can enable the option no timing check in the tool
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top