ATPG and pattern Simulation mismatch (Debug pattern 1/0 and 0/X) ?

Status
Not open for further replies.

vbharath

Newbie level 2
Joined
Jun 6, 2016
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Location
Bengaluru
Activity points
12
Hi
1.) Can any give source for simulation mismatch, if possible explain with one example?
2.)Why do we do no timing simulation, what would be the reason for doing no timing simulation what errors we may get in no timing simulation and how to debug?
3.)why latches are made transparent during scan?


Regards,
Bk
 

For question number 2, the most practical reason is about running time when we attached the annotation delay into simulation. Especially, it is painful for slow clock scan test.
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…