Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

At which stage should WLM and SDF be used ?

Status
Not open for further replies.

jitendravlsi

Full Member level 2
Joined
Jul 21, 2008
Messages
132
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
2,136
wlm vs sdf

In Physical Design flow, upto which stage we use wlm(wire load model) and at which stage we use sdf(standard delay format)?


the questions may be silly but please try to clarify my doubts


thanks
 

wlm vs sdf

If you use physical synthesis (topographical mode in DC[SNPS] or PLE in RC[CDNS] or smth like this) you should not use wlm at all.
You should load your floorplan in synthesis tool before synthesis from RTL.
But if you use old approach: wlm synthesis and topo creation with real RC and delays, I think you should use .SDF file for back-annotation of your netlist with delays from your topo for simulation, for example.
 

Re: wlm vs sdf

Sorry dear

I didn't get your point. what are you trying to say?

please explain in simple way.........


by the way thanks for reply.
 

Re: wlm vs sdf

In the old days DC was unware of cell placement, and wire load model (WLM) was used to estimate the netdelay. The WLM is based on the net fanout, and each standard cell library contained some WLMs to choose from.

Now DC is placement aware, running the tool in topographical mode. You have to specify information like die size, placement blockages, macrocell placement etc. to take full advantage of this feature. I belive Synopsys clamims within 5% accuracy from IC Compiler. DC in topographical mode uses real RC data from the process node, and calculates the delay by adding the most common contributions to netdelay.
 

you should use .SDF file for back-annotation of your netlist
Does SDF include internal delays over the cells or just interconnect delays?

If it doesn't include internal delays over the cells, then where they are taken from?

Thank you!

- - - Updated - - -

wire load model (WLM) was used to estimate the netdelay
Using WLM, transition delays over the cells are estimated, not net-delays. Transition delays are affected by fan-outs.
Net delays are considered just after back-annotation.

- - - Updated - - -

each standard cell library contained some WLMs to choose from
Why several WLMs are required?
 

SDF could used or not the cell delay.
But I never used SDF in backend tool, only for netlist simulation.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top