Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Asynchronous Fifo - Empty flag implementation

Status
Not open for further replies.

ankurbehl

Newbie level 1
Newbie level 1
Joined
Aug 18, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
India
Visit site
Activity points
1,291
Hi All,

In my Asynchronous implementation, i am taking the following way for generating the FIFO_EMPTY (fifo_full is not required for my case)

Depth of FIFO - 2 to power (n)

1: Write pointer (n+1 bit) is incremented in wr_clock domain.
2: Write pointer is grey coded.
3: Grey coded write pointer is passed through synchronized in rd_clock domain.
4: This grey coded synchronized write pointer is converted back to binary write pointer.
5: This binary write pointer is compared with the read pointer (n+1 bit) are compared to generate the FIFO_EMPTY condition.
6: The FIFO buffer write/read address are n bit and are always generated/assigned in binary format.

Does this look OK ?

Any weakness in this implementation ?

Thanks in anticipation for a quick feedback..

Regards
Ankur
 

your design will work fine.
you can register output of grey to binary conveter.
it will increase maximum operating frequency(As empty flag is output, it should be registered).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top