Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Asynchronous Counters

Status
Not open for further replies.

rockienj

Newbie
Joined
Jun 26, 2023
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
8
Please help me to solve following question Asynchronous Counters with proteus
1. 0-1-2-3-4-5-6-7-8-9-10-11-12-13 (13 stop)
2. 0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15-11-12-13-14-15-..
 

Presume you are intending simulation with DFF components. Asynchronous implementation of specific count sequence shall be performed by set/reset inputs?
 

To stop at a given number, determine what is its binary pattern that appears at the BIT outputs. (Four bits are sufficient to count to 15.)

Then fashion a method to create this same bit pattern (using diode-and-resistor networks). Explect to need a 4-input AND-gate, possibly invert-gates.

Fashion a method to disconnect the incoming clock when your preferred number appears. The count stops at that number.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top