Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Assura LVS problem for ibm pdk

Status
Not open for further replies.

shahriar22nd

Member level 2
Joined
Sep 24, 2009
Messages
45
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Dhaka, Bangladesh
Activity points
1,663
Hi all,
I am trying to check the LVS of a capacitor of ibm cms9flp. My cell contains only a capacitor and I am using assura32 with cadence ic613. The problem is, my lvs halts with the following error in the lvs.log file:

Loading IBM PDK cms9flp Procedures for Cadence Version "av3.2:production:dfII6.1.3:IC6.1.3.500.4"
Net Listing Mode is Analog
*Error* schematic cell: rf9flp mimcap symbol
The schematic was never extracted or is not current in the schematics editor.
Use the `Check and Save' operation in the schematics editor to correct this.
The lastSchematicExtraction property is missing.
1 error(s) encountered, vldb not generated
Error - dfIIToVldb failed to execute

*WARNING* /usr/local/cadence/assura32/tools/assura/bin/nvn exit with bad status
*WARNING* Status 256
*WARNING* Assura execution terminated


I checked and saved my schematic and recreated the cdl netlist as suggested in this log file, but there is no change.
This error does not appear if I use assura317, anything else left untouched. Even I could complete the lvs of an inverter with this assura32. So, the error comes only for the lvs of mimcap and for the inductor.

Can anyone please write me what might be reason of this error?

Thank You ..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top