Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ask a question about self-biased CMOS differential amplifie

Status
Not open for further replies.

Inzaghi

Newbie level 4
Joined
Oct 27, 2005
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,328
This decision circuit is mentioned in Allen’s book . It is firstly presented in M.bazes’s paper: Two novel fully complementary self-biased CMOS differential amplifiers.
In this paper: “Circuit simulations showed that the addition of filter capacitors
to the sources of device pairs M1A-B, and M2A-B enhanced the switching speed of the CSDA in this particular application. This speed enhancement is the result of the additional charge supplied by the capacitors during switching transients .”
I tried this method, but no improvement on switching speed. why?

now a stage csda consume 20uA current. If I reduce w/l of M3 and m4, quiescent bias current decrease,but at the same time switching speed also decrease.

If any modification on this circuit with lower current (without increaseing delay of the decision circuit) , thanks!

https://obrazki.elektroda.pl/92_1172820104.JPG
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top