ASIC Design and verification

Status
Not open for further replies.
G

gandhipathik

Newbie level 6
Joined
Oct 19, 2011
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,343
what is yield in ASIC testing?
Can anyone explain in detail with example?
 

Yield in VLSI says that the amount of appreciable outcome after designing the ASIC chip.

Something like if 100 chips are fabricated only 90 pass the tests and prove to be successfully functioning in all regards. the other 10 are considered as yield loss.

So during ASIC testing when technology keeps scaling down the interconnects between metal layers degrade the yield.

As we move into lower nano metre regime the yield loss will be more.

Hope its clear for u now.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…