Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ASIC Design and verification

Status
Not open for further replies.

gandhipathik

Newbie level 6
Joined
Oct 19, 2011
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,343
what is yield in ASIC testing?
Can anyone explain in detail with example?
 

Prashanth.vinnakota

Advanced Member level 4
Joined
Apr 16, 2012
Messages
107
Helped
23
Reputation
46
Reaction score
22
Trophy points
1,298
Location
India
Activity points
1,868
Yield in VLSI says that the amount of appreciable outcome after designing the ASIC chip.

Something like if 100 chips are fabricated only 90 pass the tests and prove to be successfully functioning in all regards. the other 10 are considered as yield loss.

So during ASIC testing when technology keeps scaling down the interconnects between metal layers degrade the yield.

As we move into lower nano metre regime the yield loss will be more.

Hope its clear for u now.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top