Area per Logic element in FPGA???

Status
Not open for further replies.

pinkyvidya

Member level 2
Joined
Sep 9, 2009
Messages
49
Helped
5
Reputation
10
Reaction score
4
Trophy points
1,288
Location
kerala
Activity points
1,655
Can anyone please tell me how to represent logic elements in terms of area.
In Quartus utilization factor is represented in terms of logic elements. I need to know area per logic element in its respective units.Please help.Thanks in advance
 

we can give area constraint in constraint file like xNyM to xPyQ bound for particular module... this way we can bound area for particular logic
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…