Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Architecture for 10 bit DAC with 2.5v process

Status
Not open for further replies.
L

liccAMS

Junior Member level 1
Junior Member level 1
Joined
Nov 19, 2005
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,423
hello friends

we now should design of 10 bit DAC with 2.5v process.Power and noise are the most important things we need conside.INL, DNL under 1 LSB
If we use the R-2R structure,the mismatch and power may limit us to attach the requirement.
Can you give me some advices about what architecture should I use.


hoping your replay
thanks in advace
 

Re: Design of 10 bit DAC

U can try current-streeering

Maybe Segmented current-steering DAC that uses Binary Thermometer Decoder
 

Design of 10 bit DAC

Maybe Segmented current-steering DAC that uses Binary Thermometer Decoder

Is there 5 LSB use thermometer code and 5 MSB use binary code,or it could be either 6+4 or 7+3.which one to take? are there any calculations for that? plz send me if there are any papers for calculations?
the speed is about 1MSPS .
thx!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top