Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Anyone know how to improve IIP3? CMOS LNA desig

Status
Not open for further replies.

dd2001

Full Member level 4
Joined
Apr 14, 2002
Messages
236
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
1,912
IIP3 issue?

Design a CMOS LNA, got IIP3=1.5dBm, Which don't meet the requirement? Anyone know how to improve IIP3?
 

VSWR

Advanced Member level 3
Joined
Feb 7, 2002
Messages
749
Helped
103
Reputation
206
Reaction score
23
Trophy points
1,298
Activity points
5,425
Re: IIP3 issue?

You have to be more specific. What frequency? What transistors are used? At what bias (drain voltage and drain current if a FET or GaAs FET is used).

In some cases increasing the drain current for a FET may improve IIP3, but then noise figure can be degraded.
 

nathan

Newbie level 1
Joined
May 17, 2001
Messages
0
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,282
Activity points
641
Make it differential, increase Vsg-Vt, moderate your gain ... as simple as it is :)

nathan
 

byron

Member level 3
Joined
Jan 25, 2002
Messages
62
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
372
the most common method is to use feedback, for example using inductor, resistor or capacitor as emitter(or source) degeneration. of course increasing current is a method. however, it all depends on your circuits and your requriements, especially other specs. There are tradeoffs betwenen linearity, noise and gain.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top