Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Any suggestions on how to fine-tune the FPGA implementation

Status
Not open for further replies.

jasonxie

Newbie level 6
Joined
Dec 28, 2001
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
23
After the function simulation of the logic design is finished, I usually use FPGA synthesys tools like S*YNPLIFY to compile it into EDF file , then use FPGA Place&Route tools like X*ilinx ISE to generate PROM file and burn.

It looks like once the logic design is put into implementation procedure, there is limited way to fine tune the design itself -- mostly I can only carefully set constrains and options of these tools, just a rough control.

I can only improve design depend on the output report of S*YNPLIFY. But sometime there is always a conflict between the timing analysys from S*YNPLIFY and actual timing result after Place & Route. (S*YNPLIFY says OK, but X*ILINX run out a Fail timing).This suffers me a lot.

Any good idea to handle this? Thank a lot.
 

snake

Member level 4
Joined
Jan 22, 2003
Messages
79
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Activity points
639
hi,
when you compile the desining and verify that you are not view the real timing on gates that are just simulated after place and route
verify how many stages you have in your logic.
sorry about my poor english
 

mart242

Junior Member level 1
Joined
Mar 13, 2003
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
142
Use the XIlinx constraint editor to specify the timing constraints of your design. You could also do some floorplanning, but it usually ends up making the problem worse.

If you still don't meed the timing, use the timing analyser to figure out what's wrong: improper placement, improper pipelining of the design, ...
 

RTL2GDSII

Member level 1
Joined
Apr 20, 2002
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
170
@ltera web site has an application note about timing closure !
 

CatKing

Full Member level 3
Joined
Jun 5, 2001
Messages
157
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
1,129
use the physical synth tools such as amplify(synplicity) and precision synthsis(mentor)
 

Phytex

Member level 4
Joined
Dec 16, 2001
Messages
73
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
598
Altera LogicLock

Hi,

with Altera you can tune your design with LogicLock at Quartus! I get sometimes a 5-12 % faster design with LogicLock from Altera. But I don't know if Xilinx also have tools like LogicLock!
But it is always the right way to make first an synthesys with Synplify Pro!

Phytex
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top