Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Analog simulation of Verilog netlists?

Status
Not open for further replies.

verimark

Newbie level 1
Joined
Sep 9, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
simulation of verilog netlists

Hi all. I am new in this area and not that familiar with the design flow and the CAD tools. Can someone please just point me in the right direction as to what I need to do in order to simulate a synthesized (with Synopsys) Verilog netlist in Cadence with hSpice or Spectre? I need to perform a transient analysis.

The Verilog netlist has component names (such as muxes and flip-flops) that seem to be library specific. Do I have to supply a library file to Cadence as well?

I really appreciate your help.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top