Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

An Application of The DFF

Status
Not open for further replies.

nbuzs

Junior Member level 2
Joined
Jul 20, 2006
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,404
I saw a interest application of D Flipflop. Its D terminal connect to logic high, CLK terminal connect to an unknow frequency and dutycycel signal, while its RST terminal connect to an 200Hz frequency with dutycycle 40%, so What will the Q output? and the usage of such structure?

Thanks for any suggestion!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top