Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Algorithm run-time on some digital devices

Status
Not open for further replies.

Grigory

Newbie level 4
Joined
Mar 30, 2011
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,325
Hi,
How I can estimate algorithm run-time on some digital devices theoretically? Can I do it in the following way:
1. Algorithm complexity estimation;
2. MFLOPS;
3. Comparison of these values?
 

What are the devices that you are targeting? Describe very clearly what do you want to do with what?
 

OK
I'm interested in this problem in general, i.e. how I can determine how much time it is

necessary to execute algorithm on a processor? Let us assume that algorithm complexity and

processor throughput are known.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top