SystemVerilog -
1. Classes form the base of SV
2. Assertion, randomization and coverage support in same language
3. Separate regions for Testbench and RTL
4. Representation at higher abstraction
5. Fork/join_any,Fork/join_none
6. Final block in addition to initial block
7. interface,clocking block construtcs
and hell lot of feature taken from VHDL, C++, verilog.