Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ADHOC NETWORK IN VHDL/VERILOG

Status
Not open for further replies.

ashokkumar.am

Newbie level 6
Joined
Oct 22, 2007
Messages
12
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,350
can anybody help me with a sample code for routing algorithm (or any other alg) with ad hoc wireless communication in vhdl.

with regards
Ashok kumar.A.M.
 

Routing doesn't happen at the physical layer .. so, you need not represent it in VHDL/Verilog .. Routing algorithms are usually represented at higher layers .. and are written in SW languages
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top