Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ADC input frequency and input bandwidth?

Status
Not open for further replies.

terry_kchai

Junior Member level 2
Joined
Apr 1, 2007
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,419
Hi, guys

I'm confused about input frequency and input bandwidth of ADC, what's the difference?

I found that some commercial ADC with 80Msps can handle the input up to 180MHz and can allow the input bandwidth of 500MHz, why is that?What's the relation between them? I know that when input is higher than 1/2 of Fs, aliasing happens. But also found that in RF/IF sampling application, the required input frequency for the ADC can up to be 500MHz or higher, but the sampling frequency is only 125Msps.How can it operate well?

I hope some one can remove my doubts, thank you in advance!
 

The answer to one of your questons is that you can use a lower clock frequency than your input signal IF you are trying to undersample. Your output will be aliased, but if you know ahead of time the frequencies involved, you can handle it mathematically. But you would need an ADC with an analog bandwidth much larger than the expected (lower) clock frequency.
 

Thank you for your reply, does the S/H determine the input analog bandwidth?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top