[SOLVED] Actel's SYSMGMT-DEV-KIT & debug problem with SoftConsole

Similar threads

• X

  Still have problem with understanding `include in Verilog

  • Started by Xenon02
  • Oct 2, 2023
  • Replies: 8

  PLD, SPLD, GAL, CPLD, FPGA Design
• R

  problem of fpga

  • Started by rllv24
  • Mar 24, 2024
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• T

  zcu111 eval kit

  • Started by tech_pro
  • Apr 7, 2023
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• P

  Generic error at Vivado Simulator, how to debug this?

  • Started by pbernardi
  • May 20, 2023
  • Replies: 4

  PLD, SPLD, GAL, CPLD, FPGA Design
• Development FPGA board with Gowin chip

  • Started by FlyingDutch
  • Dec 10, 2023
  • Replies: 5

  PLD, SPLD, GAL, CPLD, FPGA Design