ananish
Member level 1
- Joined
- Dec 23, 2005
- Messages
- 33
- Helped
- 3
- Reputation
- 6
- Reaction score
- 1
- Trophy points
- 1,288
- Location
- Chennai,India
- Activity points
- 1,628
This paper describes the actual status and results of a dynamically Configurable System-on-Chip (CSoC) integration, consisting of a SPARC-compatible LEON processorcore, a commercial coarse-grain XPP-array of suitable size
from PACT XPP Technologies AG, and application-tailored global/local memory topology with efficient Amba-based communication interfaces. The given adaptive architecture is synthesized within an industrial/academic SoC project
onto 0.18 and 0.13 mm UMC CMOS technologies at Universitaet Karlsruhe (TH). Due to exponential increasing CMOS mask costs, essential aspects for the industry are now adaptivity of SoCs, which can be realized by integrating reconfigurable
re-usable hardware parts on different granularities into Configurable Systems-on-Chip (CSo
from PACT XPP Technologies AG, and application-tailored global/local memory topology with efficient Amba-based communication interfaces. The given adaptive architecture is synthesized within an industrial/academic SoC project
onto 0.18 and 0.13 mm UMC CMOS technologies at Universitaet Karlsruhe (TH). Due to exponential increasing CMOS mask costs, essential aspects for the industry are now adaptivity of SoCs, which can be realized by integrating reconfigurable
re-usable hardware parts on different granularities into Configurable Systems-on-Chip (CSo
