Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About the quantization of digital Sigma-Delta Modulator

Status
Not open for further replies.

gaom9

Full Member level 4
Joined
Oct 8, 2007
Messages
228
Helped
7
Reputation
14
Reaction score
5
Trophy points
1,298
Location
China
Activity points
3,294
Hi,
I am learning the Sigma-Delta frequency-Synthesizer, and in this design, the Sigma-Delta modultor is often a digital modulator, such as the MASH and Singal-Loop structure.
I have a question about the quantization in digital Σ-Δ modulator, how to make it come true? In some papers, the signal bus is cut short to discard the LSBs, and keep the MSB, and it is shown that by this method, the signal can be quantized, why? Is there any papers about this method, please?
And also, what is the relationship between discard signal bits and the quantized level, if I want to make a 8 level quantization, how many bits of the signal should be discard?

Thank you!
Best regards!


A second-order Σ-Δ modulator is shown as the figure following:


 

please read the book <Understanding sigma delta convertor > charpter design sigma delta DA, It explains the problem you encountered in details.
 

    gaom9

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top