about the magnitude of parasitic capacitance between IO pads and FPGA pads?

[zhangljz]

Hi,

I'd like to simulate the IO buffer. The chip needs input and output from FPGA. Chip package will be PGA. Could anyone tell me the capacitor between IO pads and FGPA in general? several pF or tens of pF, or something others?

Thank you!

 

[cmontoya]

What are you trying to simulate with ?