Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

about the LDO loop stability

Status
Not open for further replies.

anqilo2

Newbie level 1
Joined
Aug 27, 2007
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,293
hello everyone:
for a long time, i have been trying to study the LDO loop stability by doing bode plot and load transient test. however, i can only find many reference information about the zero and pole analysis but not the method of measure or practical test plot.
attached please find the test circuit for bode plot, the reference voltage is 1.25V getting from adj pin to gnd. the output voltage is 2.5V, now i supply a ac source to the adj pin and sweep the frequency response at the ratio of Vo/Vac.
unfortunately, the test result is not perfect, even i do not kown if it is a right tendency.
so, if there is someone could help me, giving me some suggestions or any data, thank you very much.

---a layman for analog
 

holddreams

Full Member level 6
Joined
Aug 2, 2005
Messages
351
Helped
15
Reputation
30
Reaction score
7
Trophy points
1,298
Location
Shanghai
Activity points
4,243
Where is your "Vo"?
Is it vout?
You try to plot V2/Vac,here "2" is another end of inductor.

Also,in your circuit,there are two node named "2".


anqilo2 said:
hello everyone:
for a long time, i have been trying to study the LDO loop stability by doing bode plot and load transient test. however, i can only find many reference information about the zero and pole analysis but not the method of measure or practical test plot.
attached please find the test circuit for bode plot, the reference voltage is 1.25V getting from adj pin to gnd. the output voltage is 2.5V, now i supply a ac source to the adj pin and sweep the frequency response at the ratio of Vo/Vac.
unfortunately, the test result is not perfect, even i do not kown if it is a right tendency.
so, if there is someone could help me, giving me some suggestions or any data, thank you very much.

---a layman for analog
 

anqilo

Newbie level 2
Joined
Aug 24, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
the Vo is Vout
if i plot V2/Vac, the gain is close to 0dB from 0 to 100kHz
 

holddreams

Full Member level 6
Joined
Aug 2, 2005
Messages
351
Helped
15
Reputation
30
Reaction score
7
Trophy points
1,298
Location
Shanghai
Activity points
4,243
anqilo said:
the Vo is Vout
if i plot V2/Vac, the gain is close to 0dB from 0 to 100kHz
Can you draw your LDO schematic?
When doing AC analysis,I usually add AC=1,and measure the output of V2.
Also the C and L adding in the loop are big enough.
 

ynhe

Full Member level 3
Joined
May 28, 2001
Messages
184
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Location
China
Activity points
1,346
1.L=200mH maybe too small.
try L=1TH and C=1TF to cut off AC loop.
2.AC source change to AC=1,So only read node 2(here "2" is another end of inductor) voltage can get open loop gain and phase(bode plot).

b/r
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top