Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About the jitter of PLL

Status
Not open for further replies.

newcpu

Member level 4
Joined
Oct 30, 2005
Messages
76
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,818
The following is the table of one IP of PLL. Could anyone tell me what "Long term definition" mean? And what "0.08/Fp" mean for PLL jitter?
Thanks a lot!

Parameters Conditions MIN TYP MAX Unit
PLL output clock frequency Fpll 16 100 MHz
PLL jitter Long term definition 0.08/Fp s
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top