Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Actually i have written the code for the fir filter i want to know about how my slices the design has used in the synthesis report .I am using xilinx software.
After you do a place & route run the number of slices used + lots of other resources used are in the reports. If you can't see those I suspect you only ran synthesis and didn't run PAR yet. And please .
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
