Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

about testbench automatically writer

Status
Not open for further replies.

nmtr

Member level 2
Joined
May 16, 2001
Messages
46
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
a Chinese university
Activity points
580
Now, in simuliation of HDL (vhdl and verilog),testbench is very important, i have used the sync@d's te*stbencher pro* to generate testbench automatically in windows OS, but it don't work fine in solaris OS, it work too slowly with bad perform.
Can anyone introduce a new tools to generate testbench automatically,both in windows or UNIX OS are wellcome. thanks.
 

frankchen00

Junior Member level 2
Joined
Dec 25, 2002
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
86
I think that tool could be good at Win Environment.

Could you upload sync@d's te*stbencher pro* ?

I can try to find out the problem is ~~
 

linuxluo

Full Member level 6
Joined
Jul 26, 2002
Messages
331
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
2,514
Hi, nmtr
I think the best way is to write testbench by our hand .and the generator is just to generate the framework of the testbench, not include the detail stimuli.
 

the_penetrator

Full Member level 5
Joined
Jun 22, 2001
Messages
297
Helped
10
Reputation
20
Reaction score
5
Trophy points
1,298
Activity points
2,775
agree with linuxluo. What do you (1st poster in this topic) mean by "automatically". Well your automatic testbench generator would at least instantiate its template for creating testbenches. Additionally it could have one or more of the following features:
(a) read a timing diagram to create the stimuli and the result testing in way like ATE (Automatic Test Equipment)
(b) create bus functional model from timing diagram (could be better)
(c) easy creation/modification of vector (golden) files
(d) programming like features to create reference model (to make BFM)

All these can also be done be hand. Personally by manually creating the testbench (self-checking, or using BFM as procedure or whatever) is a more reusable technique, than changing some weird descriptions of a PROPRIETARY form.

the_penetrator©
 

mihotron

Member level 1
Joined
Jun 13, 2001
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Bulgaria
Activity points
183
can you tell me what is ATPG(automatic test pattern generator) and is there such tools
 

the_penetrator

Full Member level 5
Joined
Jun 22, 2001
Messages
297
Helped
10
Reputation
20
Reaction score
5
Trophy points
1,298
Activity points
2,775
Very-very expensive tools that produce massive numbers of test vectors to verify your netlist at the final stages of chip production. Since in ATPG there doesn't exist a strong standard yet, each vendor provides proprietary facilities.

Costs are $50,000 for some of them.

I would surprised if such (production-level) were made available in this forum.

the_penetrator©
 

roli

Full Member level 5
Joined
Apr 29, 2001
Messages
246
Helped
9
Reputation
20
Reaction score
9
Trophy points
1,298
Location
'SiliconWafer' Island
Activity points
1,824
The prevailing ATPG tools for ASIC today are Synopsys 'TetraMax', and Mentor 'DFT Advisor / FastScan'
 

mihotron

Member level 1
Joined
Jun 13, 2001
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Bulgaria
Activity points
183
10x a lot
can you tell me something about fault simulation tools
 

CatKing

Full Member level 3
Joined
Jun 5, 2001
Messages
157
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
1,129
NO, ATPG is not exactly that you wanted.
It's the test pattern(vector) generation tool. It used to test the IC released from foundry through IC test equipment. If the test passed, it means the returned IC is functionlly equivalent as your netlist. Alough it has some DFT insertion function, but it can not do testbench work to test the function of your netlist is correct or not.

I have heard the vera is good testbench automation tool, you can try it. But you still need do much hand-write codding works.
 

linuxluo

Full Member level 6
Joined
Jul 26, 2002
Messages
331
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,298
Activity points
2,514
Hi, CatKing
I have used vera from syn*psys. I think vera is a powerful and useful tools for mdelding BFM, but it's difficult for a newbie. I spend 7 days to learn it and can't master some feature.
And the atuo generator feature of vera is the same as ACtivehdl on the windows platform. I don't think it's a very useful feature.
 

nmtr

Member level 2
Joined
May 16, 2001
Messages
46
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Location
a Chinese university
Activity points
580
Thanks all.
i have cocerned on the the testbench genertor, because verification is a key work in ic design espicallly in soc era. i have read some documentments about it. Some special HVL language like vera is commended by somebody and companies, and OVL is commented too.
with some formality verify mechanism tools. Any of them are verification oriented and without vectors.
i think those tools and work is belong to a special testing engineer, other than RTL code engineer. if a RTL code engineer have to write those by himself, the work is terrible.
i don't know in IC company( i am student) how much test work of writing testbecnch is done by RTL code engineer. In my opinions, code engineer will use the testbechs built by testing enginerr for big component vectored or vectrolessed. for small components he can write some vertored testbench by himself, by hand or some tools like testbenchPRO for sync@d.
any comments are welcome.
 

mihotron

Member level 1
Joined
Jun 13, 2001
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Bulgaria
Activity points
183
is there anyone whi is worked with
Verilog Fault Simulation - HyperFault Fault Grading www.silos.com
or Verifault-XL from Cad*nce
 

always@smart

Full Member level 4
Joined
Feb 8, 2002
Messages
195
Helped
15
Reputation
30
Reaction score
7
Trophy points
1,298
Location
ASIA
Activity points
2,027
nmtr said:
Thanks all.
i have read some documentments about it. Some special HVL language like vera is commended by somebody and companies, and OVL is commented too.
with some formality verify mechanism tools. Any of them are verification oriented and without vectors.
------------------------------------------------------------

Hi nmtr,

Can you please upload the document about verification, it seems very interesting.

Thanks in advance. :roll:
 

mihotron

Member level 1
Joined
Jun 13, 2001
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Bulgaria
Activity points
183
www-2.cs.cmu.edu/afs/cs.cmu.edu/project/modck/pub/www/pubs.htm
 

mexico_mike

Junior Member level 1
Joined
Feb 9, 2002
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
84
It's not foolproof, but this tcl/tk testbench generator I wrote does the testbench shell pretty nicely. As I mention in the help function, if you don't like it, hey, you have the source.
Enjoy
 

eeeraghu

Full Member level 4
Joined
Jun 3, 2005
Messages
222
Helped
26
Reputation
50
Reaction score
9
Trophy points
1,298
Activity points
3,384
Here u can use perl language to generate the above automatic test bench generator, well it just creates the outline of the test bench but not the stimulus and other main stuff, max can help upto a clock generator, that too upto a predefined point.

Regards
raghu
 

sp

Full Member level 6
Joined
Jan 1, 2004
Messages
396
Helped
23
Reputation
46
Reaction score
2
Trophy points
1,298
Location
Floating Garden
Activity points
4,046
i hav some doubt regarding the testbench...

if we can do waveform simulation.... y we need to do testbench???


regards,
sp
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top