Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

:::::about subSAMPLE issue

Status
Not open for further replies.

jeffsky520

Member level 4
Joined
Oct 11, 2006
Messages
72
Helped
5
Reputation
10
Reaction score
0
Trophy points
1,286
Activity points
1,586
:!::!:
In my measurement of chip, 47MHz signal is applied to S/H circuit with sample rate of 50MHz, 3MHz signal is wanted, but there is also a 22MHz signal occurs, WHY
? Looking forward to your sincere reply . thanks.
 

In sampling,the sampling clock can be looked as LO. And all mixed signal appear 0~Fs/2.
So,
47+/-50=-3/97 MHz
97-75=22MHz

I wish it's useful for you!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top