Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] about power down detection circuit

Status
Not open for further replies.
J

jiangwp

Guest
To prevent the remain charge of capacitor of POR, a power down detection circuit

is need. Anyone have the information about it. Please post it.
 

I have tried to visualize several options when you would like to retain the charge in POR capacitor and couldn't come to any sensible conclusion..
Coluld you please elabrate more on situation when a component which suppose to be responsible for generation of a reset pulse would be "disabled" by additional, external "power down detection circuit"..
 

Could u please elaborate the question.

You do not want the POR cap to discharge under power down mode, is that what u are asking.?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top