Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About output waveform of a PFD in PLL

Status
Not open for further replies.

Debdut

Full Member level 3
Joined
Oct 29, 2013
Messages
173
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,298
Activity points
2,563
I have a question which I don't know is valid or not.
In a Charge Pump PLL, the D flip flop based Phase Frequency Detector (after reference and divided frequency outputs get locked in phase and frequency) generate periodic spikes in the UP and DOWN outputs. These outputs are applied to the the gates of the pMOS or nMOS present in the Charge Pump.
My question is whether these pMOS or nMOS devices will survive for long duration if these narrow spikes appear repeatedly at their gates?
Overall, will any MOS survive if narrow spikes appear at their gates for long duration?
 

betwixt

Super Moderator
Staff member
Joined
Jul 4, 2009
Messages
14,942
Helped
4,876
Reputation
9,770
Reaction score
4,665
Trophy points
1,393
Location
Aberdyfi, West Wales, UK
Activity points
127,097
If you are asking "will they wear out", the answer is yes, but as long as the voltages are within the devices ratings it will not be in your lifetime. I wish you a long life!

Brian.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top