Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

About LDO buffer design , please help me

Status
Not open for further replies.

jonneylu

Member level 1
Joined
Dec 7, 2005
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,459
Hi friends:
Now i am designing LDO buffer stage.I used a rail-to-rail amplifier with unity-gain feedback configuration. Then i have some problems:
1.Because the rail-to-rail amplifier i used is unity-gain feedback configuration,so it must be stable,so how to compensate it to be stable?
2.Because the cap load of the buffer is as big as 80pF, how to enhance the output slew-rate capability of the buffer?
Please help me! thanks a lot!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top