Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
there are two main contributors to the offset,
the systematic offset and the random offset,
by considering a fully differential amplifier, everything is symetrical, you may get a small enough systematic offset,
whereas random offset depends on transistors' matching, so it's never 0 nor very small to pV range, it's still in the mV range for current CMOS technologies.
Monte Cralo is one solution (the best).
The other way is to put DC sources at each pair of transistor. Get matching data from the fab and see the influence.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.