Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
investigation about design of digital phase detection.
no need phase lock loop.
a simple digital design for phase detection. see below
the Q1 and Q2 indicate the phase detection result. but it seems sensitive to the noise on f1 and f2.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.