Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

a question of port refinement error for HFSS simulation

Status
Not open for further replies.

shhaha

Newbie level 6
Joined
May 22, 2008
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,465
hi,my name is shhaha.I'm a freshman using the HFSS for design.Now i nees your help for a problem when i use HFSS to simulate on-chip symmetric inductor.The chip has 6 layers and 5 metal layers,and the inductor is only fabricated on the top metal and vicinity metal layer.The excitement port is used as the wave port.When i simulate the HFSS gives the error information:port refinement,process abc3d:Cann't find the proper edge for the tetrahedron face.The probable cause is that the problem has reached the resolution limit for the machine. then simulation stop. Can you help me to find the cause of the error and how to revise it? (At the same time, when i change the excitement port to lump port, the same error still stays)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top