Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

A problem about sdf annotate in post-simulation

Status
Not open for further replies.
G

gonewithstone

Newbie level 5
Joined
Jun 16, 2008
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,343
sdf warning

There'a a sdf warning in post-simulatio, but I don't know its meaning.

Part of the sdf annotate is:
"(INTERCONNECT RXADCLK RXAD01 ( 0.110 ) ( 0.110 ) )"

The sdf warning occurs in compile is:
"SDF Warning: the path from RXADCLK to RXAD01 doesn't have a simple wire connection, delay will still be annotated.
SDF Warning: INTERCONNECT -> accOutput(uphierarchy), port1 (RXADCLK) DEVICE delay applied"

Since there's no wire connection between RXADCLK and RXAD01, why the delay can still be annotate? What's the meaning of"INTERCONNECT -> accOutput(uphierarchy)" shown in sdf warning?

I'm look forward anyone's help!Thanks!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top